View 24WC128_16995.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Preliminary
CAT24WC128
128K-Bit I2C Serial CMOS E2PROM FEATURES
s 1MHz I2C Bus Compatible* s 1.8 to 6 Volt Operation s Low Power CMOS Technology s 64-Byte Page Write Buffer s Self-Timed Write Cycle with Auto-Clear s Commercial, Industrial and Automotive s Write Protect Feature
- Entire Array Protected When WP at VIH
s 100,000 Program/Erase Cycles s 100 Year Data Retention s 8-Pin DIP, 8-Pin SOIC or 14-pin TSSOP
Temperature Ranges
DESCRIPTION
The CAT24WC128 is a 128K-bit Serial CMOS E2PROM internally organized as 16384 words of 8 bits each. Catalyst's advanced CMOS technology substantially reduces device power requirements. The CAT24WC128 features a 64-byte page write buffer. The device operates via the I2C bus serial interface and is available in 8-pin DIP, 8-pin SOIC or 14-pin TSSOP packages.
PIN CONFIGURATION
DIP Package (P)
NC NC NC VSS 1 2 3 4 8 7 6 5 VCC WP SCL SDA
BLOCK DIAGRAM
EXTERNAL LOAD
TSSOP Package (U14)
NC NC NC NC 1 2 3 4 5 6 7 14 13 12 11 10 9 8 VCC WP NC NC NC SCL SDA
DOUT ACK VCC VSS WORD ADDRESS BUFFERS
SENSE AMPS SHIFT REGISTERS
COLUMN DECODERS 512
SOIC Package (J,K)
NC NC NC VSS 1 2 3 4 8 7 6 5 VCC WP SCL SDA
NC NC VSS
SDA
START/STOP LOGIC
XDEC WP CONTROL LOGIC
256
E2PROM 256X512
24WC128 F01
PIN FUNCTIONS
Pin Name SDA SCL WP VCC VSS Function Serial Data/Address Serial Clock Write Protect +1.8V to +6V Power Supply
SCL STATE COUNTERS HIGH VOLTAGE/ TIMING CONTROL DATA IN STORAGE
Ground
24WC128 F02
* Catalyst Semiconductor is licensed by Philips Corporation to carry the I2C Bus Protocol.
(c) 1999 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice
1
Doc. No. 25060-00 6/99
S-1
CAT24WC128
Preliminary
ABSOLUTE MAXIMUM RATINGS*
Temperature Under Bias ................. -55C to +125C Storage Temperature ....................... -65C to +150C Voltage on Any Pin with Respect to Ground(1) ........... -2.0V to +VCC + 2.0V VCC with Respect to Ground ............... -2.0V to +7.0V Package Power Dissipation Capability (Ta = 25C) ................................... 1.0W Lead Soldering Temperature (10 secs) ............ 300C Output Short Circuit Current(2) ........................ 100mA RELIABILITY CHARACTERISTICS Symbol NEND TDR VZAP
(3) (3) (3)
*COMMENT
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
Parameter Endurance Data Retention ESD Susceptibility Latch-up
Min. 100,000 100 2000 100
Max.
Units Cycles/Byte Years Volts mA
Reference Test Method MIL-STD-883, Test Method 1033 MIL-STD-883, Test Method 1008 MIL-STD-883, Test Method 3015 JEDEC Standard 17
ILTH(3)(4)
D.C. OPERATING CHARACTERISTICS VCC = +1.8V to +6.0V, unless otherwise specified. Limits Symbol ICC1 ICC2 ISB(5) ILI ILO VIL VIH VOL1 VOL2 Parameter Power Supply Current - Read Power Supply Current - Write Standby Current Input Leakage Current Output Leakage Current Input Low Voltage Input High Voltage Output Low Voltage (VCC = +3.0V) Output Low Voltage (VCC = +1.8V) -1 VCC x 0.7 Min. Typ. Max. 1 3 0 3 3 VCC x 0.3 VCC + 0.5 0.4 0.5 Units mA mA A A A V V V V IOL = 3.0 mA IOL = 1.5 mA Test Conditions fSCL = 100 KHz VCC=5V fSCL = 100 KHz VCC=5V VIN = GND or VCC VCC=5V VIN = GND to VCC VOUT = GND to VCC
CAPACITANCE TA = 25C, f = 1.0 MHz, VCC = 5V Symbol CI/O(3) CIN(3) Test Input/Output Capacitance (SDA) Input Capacitance (SCL, WP) Max. 8 6 Units pF pF Conditions VI/O = 0V VIN = 0V
Note: (1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is VCC +0.5V, which may overshoot to VCC + 2.0V for periods of less than 20ns. (2) Output shorted for no more than one second. No more than one output shorted at a time. (3) This parameter is tested initially and after a design or process change that affects the parameter. (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to VCC +1V. (5) Standby current (ISB ) = 0 A (<900 nA).
Doc. No. 25060-00 6/99 S-1
2
Preliminary
A.C. CHARACTERISTICS VCC = +1.8V to +6V, unless otherwise specified Output Load is 1 TTL Gate and 100pF Read & Write Cycle Limits Symbol Parameter
CAT24WC128
VCC=1.8V - 6.0V VCC=2.5V - 6.0V VCC=3.0V - 5.5V Min. Max. 100 0.1 4.7 4.0 4.7 4.0 4.0 0 100 1.0 300 4.7 100 10 0.6 50 10 3.5 0.05 1.2 0.6 1.2 0.6 0.6 0 100 0.3 300 0.25 50 10 Min. Max. 400 0.9 0.05 0.5 0.25 0.6 0.4 0.25 0 100 0.3 100 Min. Max. 1000 0.55 Units kHz s s s s s s ns ns s ns s ns ms
FSCL tAA tBUF(1) tHD:STA tLOW tHIGH tSU:STA tHD:DAT tSU:DAT tR(1) tF(1) tSU:STO tDH tWR
Clock Frequency SCL Low to SDA Data Out and ACK Out Time the Bus Must be Free Before a New Transmission Can Start Start Condition Hold Time Clock Low Period Clock High Period Start Condition Setup Time (for a Repeated Start Condition) Data In Hold Time Data In Setup Time SDA and SCL Rise Time SDA and SCL Fall Time Stop Condition Setup Time Data Out Hold Time Write Cycle Time
Power-Up Timing (1)(2) Symbol tPUR tPUW Parameter Power-Up to Read Operation Power-Up to Write Operation Max. 1 1 Units ms ms
Note: (1) This parameter is tested initially and after a design or process change that affects the parameter. (2) tPUR and tPUW are the delays required from the time VCC is stable until the specified operation can be initiated.
The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.
FUNCTIONAL DESCRIPTION
The CAT24WC128 supports the I2C Bus data transmission protocol. This Inter-Integrated Circuit Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. The transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. The CAT24WC128 operates as a Slave device. Both the Master device and Slave device can operate as either transmitter or receiver, but the Master device controls which mode is activated.
3
Doc. No. 25060-00 6/99 S-1
CAT24WC128
Preliminary
PIN DESCRIPTIONS
SCL: Serial Clock The serial clock input clocks all data transferred into or out of the device. SDA: Serial Data/Address The bidirectional serial data/address pin is used to transfer all data into and out of the device. The SDA pin is an open drain output and can be wire-ORed with other open drain or open collector outputs. WP: Write Protect This input, when tied to GND, allows write operations to the entire memory. When this pin is tied to Vcc, the entire memory is write protected. When left floating, memory is unprotected.
I2C BUS PROTOCOL
The features of the I2C bus protocol are defined as follows: (1) Data transfer may be initiated only when the bus is not busy. (2) During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition. START Condition The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH. The CAT24WC128 monitors the SDA and SCL lines and will not respond until this condition is met. STOP Condition A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.
Figure 1. Bus Timing
tF tLOW SCL tSU:STA tHD:STA tHD:DAT tSU:DAT tSU:STO tHIGH tLOW tR
SDA IN tAA SDA OUT
5020 FHD F03
tDH
tBUF
Figure 2. Write Cycle Timing
SCL
SDA
8TH BIT BYTE n
ACK tWR STOP CONDITION START CONDITION ADDRESS
5020 FHD F04
Figure 3. Start/Stop Timing
SDA
SCL START BIT STOP BIT
5020 FHD F05
Doc. No. 25060-00 6/99 S-1
4
Preliminary
CAT24WC128
knowledge, the CAT24WC128 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition.
DEVICE ADDRESSING
The bus Master begins a transmission by sending a START condition. The Master sends the address of the particular slave device it is requesting. The seven most significant bits of the 8-bit slave address are fixed as 1010XXX (Fig. 5), where X can be a 0 or 1. The last bit of the slave address specifies whether a Read or Write operation is to be performed. When this bit is set to 1, a Read operation is selected, and when set to 0, a Write operation is selected. After the Master sends a START condition and the slave address byte, the CAT24WC128 monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. The CAT24WC128 then performs a Read or Write operation depending on the state of the R/W bit. Acknowledge After a successful data transfer, each receiving device is required to generate an acknowledge. The Acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data. The CAT24WC128 responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8bit byte. When the CAT24WC128 begins a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acFigure 4. Acknowledge Timing
SCL FROM MASTER
WRITE OPERATIONS
Byte Write In the Byte Write mode, the Master device sends the START condition and the slave address information (with the R/W bit set to zero) to the Slave device. After the Slave generates an acknowledge, the Master sends two 8-bit address words that are to be written into the address pointers of the CAT24WC128. After receiving another acknowledge from the Slave, the Master device transmits the data to be written into the addressed memory location. The CAT24WC128 acknowledges once more and the Master generates the STOP condition. At this time, the device begins an internal programming cycle to nonvolatile memory. While the cycle is in progress, the device will not respond to any request from the Master device. Page Write The CAT24WC128 writes up to 64 bytes of data, in a single write cycle, using the Page Write operation. The page write operation is initiated in the same manner as the byte write operation, however instead of terminating after the initial byte is transmitted, the Master is allowed to send up to 63 additional bytes. After each byte has been transmitted, CAT24WC128 will respond with an
1
8
9
DATA OUTPUT FROM TRANSMITTER
DATA OUTPUT FROM RECEIVER START ACKNOWLEDGE
5020 FHD F06
Figure 5. Slave Address Bits
1 0 1 0 A2 X A1 X A0 X R/W
X is Don't Care, can be a '0' or a '1'.
5027 FHD F07
5
Doc. No. 25060-00 6/99 S-1
CAT24WC128
Preliminary
acknowledge, and internally increment the six low order address bits by one. The high order bits remain unchanged. If the Master transmits more than 64 bytes before sending the STOP condition, the address counter `wraps around', and previously transmitted data will be overwritten. When all 64 bytes are received, and the STOP condition has been sent by the Master, the internal programming cycle begins. At this point, all received data is written to the CAT24WC128 in a single write cycle. Acknowledge Polling Disabling of the inputs can be used to take advantage of the typical write cycle time. Once the stop condition is issued to indicate the end of the host's write operation, CAT24WC128 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address for a write operation. If CAT24WC128 is still busy with the write operation, no ACK will be returned. If CAT24WC128 has completed the write operation, an ACK will be returned and the host can then proceed with the next read or write operation.
protected and becomes read only. The CAT24WC128 will accept both slave and byte addresses, but the memory location accessed is protected from programming by the device's failure to send an acknowledge after the first byte of data is received.
READ OPERATIONS
The READ operation for the CAT24WC128 is initiated in the same manner as the write operation with one exception, that R/W bit is set to one. Three different READ operations are possible: Immediate/Current Address READ, Selective/Random READ and Sequential READ. Immediate/Current Address Read The CAT24WC128's address counter contains the address of the last byte accessed, incremented by one. In other words, if the last READ or WRITE access was to address N, the READ immediately following would access data from address N+1. If N=E (where E=16383), then the counter will `wrap around' to address 0 and continue to clock out data. After the CAT24WC128 receives its slave address information (with the R/W bit set to one), it issues an acknowledge, then transmits the 8 bit byte requested. The master device does not send an acknowledge, but will generate a STOP condition. Selective/Random Read Selective/Random READ operations allow the Master device to select at random any memory location for a
WRITE PROTECTION
The Write Protection feature allows the user to protect against inadvertent programming of the memory array. If the WP pin is tied to VCC, the entire memory array is
Figure 6. Byte Write Timing
S T A R T S A C K
BUS ACTIVITY: MASTER SDA LINE
SLAVE ADDRESS
BYTE ADDRESS A15-A8 A7-A0
DATA
S T O P P
**
A C K A C K A C K
*=Don't Care Bit Figure 7. Page Write Timing
S T A R T S A C K
24WC128 F08
BUS ACTIVITY: MASTER SDA LINE
SLAVE ADDRESS
BYTE ADDRESS A15-A8 A7-A0
DATA
DATA n
DATA n+63
S T O P P
**
A C K A C K A C K A C K A C K A C K
*=Don't Care Bit
Doc. No. 25060-00 6/99 S-1
24WC128 F09
6
Preliminary
READ operation. The Master device first performs a `dummy' write operation by sending the START condition, slave address and byte addresses of the location it wishes to read. After CAT24WC128 acknowledges, the Master device sends the START condition and the slave address again, this time with the R/W bit set to one. The CAT24WC128 then responds with its acknowledge and sends the 8-bit byte requested. The master device does not send an acknowledge but will generate a STOP condition. Sequential Read The Sequential READ operation can be initiated by either the Immediate Address READ or Selective READ operations. After the CAT24WC128 sends the initial 8bit byte requested, the Master will respond with an acknowledge which tells the device it requires more Figure 8. Immediate Address Read Timing
CAT24WC128
data. The CAT24WC128 will continue to output an 8-bit byte for each acknowledge sent by the Master. The operation will terminate when the Master fails to respond with an acknowledge, thus sending the STOP condition. The data being transmitted from CAT24WC128 is outputted sequentially with data from address N followed by data from address N+1. The READ operation address counter increments all of the CAT24WC128 address bits so that the entire memory array can be read during one operation. If more than E (where E=16383) bytes are read out, the counter will `wrap around' and continue to clock out data bytes.
BUS ACTIVITY: MASTER SDA LINE
S T A R T S
SLAVE ADDRESS
DATA
S T O P P
A C K
N O A C K
SCL
8
9
SDA
8TH BIT DATA OUT NO ACK STOP
24WC128 F10
Figure 9. Selective Read Timing
S T A R T S A C K S T A R T S A C K A C K A C K N O A C K
24WC128 F11
BUS ACTIVITY: MASTER SDA LINE
SLAVE ADDRESS
BYTE ADDRESS A15-A8 A7-A0
SLAVE ADDRESS
DATA
S T O P P
**
*=Don't Care Bit
7
Doc. No. 25060-00 6/99 S-1
CAT24WC128
Preliminary
Figure 10. Sequential Read Timing
BUS ACTIVITY: MASTER SDA LINE A C K A C K A C K A C K N O A C K
5020 FHD F12
SLAVE ADDRESS
DATA n
DATA n+1
DATA n+2
DATA n+x
S T O P P
ORDERING INFORMATION
Prefix CA Device # 24WC128 K T Optional Company ID Product Number Temperature Range Blank = Commercial (0 - 70C) I = Industrial (-40 - 85C) A = Automotive (-40 - 105C)* Tape & Reel TE13: 2000/Reel Suffix I -1.8 TE13
Package P: PDIP K: SOIC (EIAJ) J: SOIC (JEDEC) U14: 14 pin TSSOP * -40 to +125C is available upon request
Operating Voltage Blank: 2.5V - 6.0V 1.8: 1.8V - 6.0V
24WC128 FIG.13
Notes: (1) The device used in the above example is a 24WC128KI-1.8TE13 (SOIC, Industrial Temperature, 1.8 Volt to 6 Volt Operating Voltage, Tape & Reel)
Doc. No. 25060-00 6/99 S-1
8

▲Up To Search▲

Price & Availability of 24WC128

	To Download 24WC128 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .